
to the following table, cl	التغنية الإلكترونية - طرابلس اسم الطالب المعالم						
T Item 1	Item 2	Λ					
Interface	transfers data between RAM and I/O without having to go through CPU						
The 8086 processor	can supports 256 different interrupts						
PIC 8259	Can work with other CPU in the same system						
If interrupt occurs	I chip contains group of jichips that are designed to work with 1 or more related functions						
Multi Core processor	a controller used to manage the timing between computer devices						
8086 in maximum mode	More than 1 processor in a single chip						
PIT-8253/8254	Input/output ports are treated by CPU as RAM locations						
PPI 8255	A data structure with FILO data access mechanism						
Stack	Auto set to 1 if arithmetic operation result <1						
Sign Flag, SF	Controls the interface between CPU and I/O ports						
Chipset	Automatically CPU pushes the flags and the next instruction address in the stack						
DMA controller 8257	Controls the interrupts priority						
Memory mapped I/O	electronic circuits that make the computer compatible with the peripherals						
Participation Control Control Control	programmable interval timer controller						
Instruction cycle	programmable met current						
c) 20bit address bus a 3. Program counter is increme a) before finishing of exec c) after fetching of curren 4. in 8086 the physical addres	ented automatically cution of current instruction b) after finishing of execution of current instruction t instruction d)at same time e)All f) none of the	: all					
4. in 8086 the physical addres							
Segmentation is applied to In segmentation, segments a) should be same size d) data segment must	a) registers b) RAM c)ROM d) ALU c)data bus 1)CFO g)Address bus in b) code segment must be larger d)could be same or differ	ent size					
-6. In segmentation, segments a) should be same size d) data segment must -7. Program Counter (PC) rep a)physical Address in d)physical Address in	a) registers b) RAM c)ROM d) ALU c)data bus TJCPO g) Address bus a d) could be same or differ be larger c) stack segment must be the largest for none of all largest b) Effective Address in RAM c) Effective Address in ALU f) Effective address in stack.						
-6. In segmentation, segments a) should be same size d) data segment must -7. Program Counter (PC) rep a)physical Address in d)physical Address in 3-8. the most flexible address:	a) registers b) RAM c)ROM d) ALU c)data bus TJCFO g) Address bus a line be larger b) code segment must be larger d) could be same or differ be larger e) stack segment must be the largest f) none of all increased. ALU b) Effective Address in RAM c) physical Address in DMA (C) physical Address in DMA (C) physical Address in Stack (C) physical Address (C) physical (C) physical Address (C) phy						
-6. In segmentation, segments a) should be same size d) data segment must -7. Program Counter (PC) rep a)physical Address In d)physical Address in 3-8. the most flexible address.	a) registers b) RAM c)ROM d) ALU e)data bus TJCFO g)Address bus in b) code segment must be larger d)could be same or differ be larger e)stack segment must be the largest f) none of all resemble. ALU b)Effective Address in RAM c) physical Address in DMA (PEffective Address in ALU f)Effective address in stack sing mode that can be changed in run time is b)immediate c)indirect register e)indirect memory						
-6. In segmentation, segments a) should be same size d) data segment must -7. Program Counter (PC) rep a)physical Address in d)physical Address in 3-8. the most flexible address a) register -9. The way of how the addres	a) registers b) RAM c)ROM d) ALU e)data bus TJCPO g)Address bus in the larger b) could be same or differ be larger e)stack segment must be the largest f) none of all resemble. ALU b)Effective Address in RAM c) physical Address in DMA (All D)Effective Address in ALU f)Effective address in Stack sing mode that can be changed in run time is b) immediate c) indirect register e) indirect memory sing of source and destination in an instruction is called						
-6. In segmentation, segments a) should be same size d) data segment must -7. Program Counter (PC) rep aphysical Address in d)physical Address in 3-8. the most flexible address a) register -9. The way of how the addres	a) registers b) RAM c)ROM d) ALU c)data bus T)CFO g)Address bus an ordiffer be larger e)stack segment must be the largest f) none of all resents ALU b)Effective Address in RAM c) physical Address in DMA RAM c)Effective Address in ALU f)Effective address in stack sing mode that can be changed in run time is b)immediate c)indirect register c)indirect memory resing of source and destination in an instruction is called b)addressing mode d)bus mode c)execution mode ormat, the first fields is the a) source of data b)destination of data	ent size					
-6. In segmentation, segments a) should be same size d) data segment must -7. Program Counter (PC) rep a)physical Address in d)physical Address in 3-8. the most flexible address a) register -9. The way of how the addres a) data mode 0. In an assembly instruction free addressering the addressering and addresser	a) registers b) RAM c)ROM d) ALU e)data bus TJCFO g)Aduress bus in the larger b) could be same or differ be larger e)stack segment must be the largest f) none of all tresents ALU b)Effective Address in RAM c) physical Address in DMA RAM e)Effective Address in ALU f)Effective address in stack sing mode that can be changed in run time is b)immediate c)indirect register e)indirect memory sing of source and destination in an instruction is called b)addressing mode d)blus mode e)execution mode ormat, the first fields is the a) source of data b) destination of data c) mediate claim b) immediate data g) data addressing mode h)non	operation					
6. In segmentation, segments a) should be same size d) data segment must 7. Program Counter (PC) rep a)physical Address in d)physical Address in 3.8. the most flexible address a) register 9. The way of how the addres a) data mode 0. In an assembly instruction for d)Segment name I. Which of the floxing instru	a) registers b) RAM c)ROM d) ALU e)data bus TJCFO g)Address bus in the larger b) code segment must be larger e)stack segment must be the largest in none of all resemble. ALU b)Effective Address in RAM c) physical Address in DMA (a) Effective Address in ALU (b) Effective Address in ALU (c) physical Address in stack (c) sing mode that can be changed in run time is b) immediate c) indirect register e) indirect memory sisting of source and destination in an instruction is called b) addressing mode (d) bus mode e) execution mode (e) directives (f) immediate data (g) data addressing mode (h) none untion is the flastest? a) add cx,dx (b) add bx,cx (c) add ax,bx (d) add bx,ax (e) add bx,ax (e) add ax,bx (d) add bx,ax (e) add ax,bx (e) add bx,ax (e) add bx,ax (e) add ax,bx (e) add bx,ax (e) add bx,ax (e) add ax,bx (e) add bx,ax (e) add bx,ax (e) add ax,bx (e) add bx,ax (e) add ax,bx (e) add bx,ax (e) add ax,bx (e) add bx,ax (e) add bx,ax (e) add ax,bx (e) add ax,bx (e) add ax,bx (e) add bx,ax (e) add ax,bx (e) add ax	ent size					
6. In segmentation, segments a) should be same size d) data segment must -7. Program Counter (PC) rep a)physical Address In d)physical Address in 3-8. the most flexible address a) register -9. The way of how the address a) data mode 0. In an assembly instruction for d)Segment name 1. Which of the flowing instruction for	a) registers b) RAM c)ROM d) ALU e)data bus TJCFO g)Address dust in b) code segment must be larger e)stack segment must be the largest f) none of all resemble larger e)stack segment must be the largest f) none of all resemble larger e)stack segment must be the largest find and the largest find and the largest find and e) physical Address in DMA and e)Effective Address in ALU f)Effective address in stack find and e)Effective Address in ALU f) effective address in stack find and e) physical Address in DMA and e) physical Ad	ent size					
6. In segmentation, segments a) should be same size d) data segment must 7. Program Counter (PC) rep a)physical Address in d)physical Address in 3.8. the most flexible address a) register 9. The way of how the addres a) data mode 0. In an assembly instruction for d)Segment name I. Which of the flowing instruction of the following ec c) Immediate addressi	b) code segment must be larger d) could be same or differ estates segment must be the largest none of all of the largest of the largest none of all of the l	ent size					
6. In segmentation, segments a) should be same size d) data segment must 7. Program Counter (PC) rep a)physical Address in d)physical Address in 3.8. the most flexible address a) register 9. The way of how the addres a) data mode 0. In an assembly instruction for d)Segment name I. Which of the flowing instruction of the following ec c) Immediate addressi	a) registers b) RAM c)ROM d) ALU e)data bus 1)CFG g)Address dust in the larger b) code segment must be larger e)stack segment must be the largest f) none of all reserts ALU b)Effective Address in RAM c) physical Address in DMA RAM e)Effective Address in ALU p)Effective address in stack sing mode that can be changed in run time is b)immediate c)indirect register c)indirect memory sing of source and destination in an instruction is called b)addressing mode d)bus mode e)execution mode ormat, the first fields is the c) indirect register of data d)bus mode e)directives f) immediate data g) data addressing mode h)non uction is the fastest? a) add cx,dx b) add bx,cx c) add ax,bx d) add bx,ax contains the fastest? a) indirect register addressing mode d)All c) not of all term introduces ction execution	ent size					
6. In segmentation, segments a) should be same size d) data segment must d) data segment must represent Counter (PC) rep a)physical Address in d)physical Address in 3-8. the most flexible address a) register -9. The way of how the address a) data mode 0. In an assembly instruction for d)Segment name c) Immediate addressi c) Immediate addressi a) faster single instruction get given to the flowing care.	a) registers b) RAM c)ROM d) ALU e)data bus TJCPO g)Address dust in the larger b) code segment must be larger e)stack segment must be the largest f) none of all resemble. ALU b)Effective Address in RAM c) physical Address in DMA (a) Effective Address in ALU f)Effective address in stack sing mode that can be changed in run time is b)immediate c) indirect register e)indirect memory sing of source and destination in an instruction is called b)addressing mode d) blus mode e)execution mode ormat, the first fields is the e) indirect register all b) destination of data f) immediate data g) data addressing mode h)non e)directives f) immediate data g) data addressing mode h)non e) auction is the fastest? a) add cx,dx b) add bx,cx c) add ax,bx d) add bx,ax evaluates RAM access if it is used a) indirect register addressing mode b) register acceptance of the introduces cition execution b) faster over all process execution d) faster program counter e) all f) not of all	ent size					
6. In segmentation, segments a) should be same size d) data segment must d) data segment must a) special Address in d)physical Address in d)physical Address in 3-8. the most flexible address a) register -9. The way of how the address a) data mode 0. In an assembly instruction fit d)Segment name 1. Which of the flowing instru- c) Immediate addressi -13. Instruction pipelining syst a) faster single instru- c)faster hardware acc -14. In 8086, which of the folio	a) registers b) RAM c)ROM d) ALU e)data bus TJCPU g)Address dust in the larger be larger e)stack segment must be the largest f) none of all resemble. ALU b)Effective Address in RAM c) physical Address in DMA (Alument of the largest formulation of the largest form	ent size					
6. In segmentation, segments a) should be same size d) data segment must d) data segment must a) should be same size a) register -9. The way of how the address a) register -9. The way of how the address a) data mode 0. In an assembly instruction for d) Segment name 1. Which of the flowing instruction for the following each of the flowing instruction for the following size -13. Instruction pipelining syst a) faster single instruction for the following control of the flowing instruction for the following control of	a) registers b) RAM c)ROM d) ALU e)data bus 1)CPU g)Aduress out in the composition of data bus 1)CPU g)Aduress out in the composition of data b) control of all of the composition of data b) control of all of the composition of data b) destination of data composition of data display data destination of data b) destination of data b) destination of data composition of data display data destination of data destination of data display data destination of data destination	c)operation of all c)add ax,ax idressing w					
-6. In segmentation, segments a) should be same size d) data segment must -7. Program Counter (PC) rep a)physical Address In d)physical Address In d)physical Address in 3-8. the most flexible address a) register -9. The way of how the address a) data mode 0. In an assembly instruction fe d)Segment name 1. Which of the flowing instru- c) Immediate address a) faster single instru- c)faster hardware acc -14. In 8086,which of the follow a) CX b) BX -15. In 8086 supports maximu (20bytes -64 bytes-44)	a) registers b) RAM c)ROM d) ALU e)data bus 1)CPU g)Address dust in the larger c) stack segment must be larger e)stack segment must be the largest f) none of all largest for eistack segment must be the largest for the largest find the largest for the lar	ent size					
-6. In segmentation, segments a) should be same size d) data segment must. -7. Program Counter (PC) rep alphysical Address in d)physical Address in d)physical Address in 3-8. the most flexible address a) register -9. The way of how the address a) data mode 0. In an assembly instruction fa d)Segment name 1. Which of the flowing instruction for the flowing instruction facts in the following control of the flowing instruction facts in the following control of the flowing instruction facts in the following control of the flowing instruction facts in the following control of the flowing control of the following co	a) registers b) RAM c)ROM d) ALU e)data bus 1)CPU g)Aduress bus in the composition of data bus 1)CPU g)Aduress bus in the composition of data b) destination of data condition of data destination of data d	c) operation of all					
-6. In segmentation, segments a) should be same size d) data segment must -7. Program Counter (PC) rep a)physical Address in d)physical Address in d)physical Address in 3-8. the most flexible address a) register -9. The way of how the address a) data mode 0. In an assembly instruction for d)Segment name 1. Which of the flowing instruction of the following expending instruction of the following expending system of the following expension of	a) registers b) RAM c)ROM d) ALU e)data bus 1)CPU g)Aduless out in the larger b) code segment must be larger e) stack segment must be the largest D) none of all largest D) not of all largest D) none of all larg	c) operation of all					
-6. In segmentation, segments a) should be same size d) data segment must -7. Program Counter (PC) rep a)physical Address in d)physical Address in d)physical Address in 3-8. the most flexible address a) register -9. The way of how the addres a) data mode 0. In an assembly instruction for d)Segment name 1. Which of the flowing instruction pipelining syst a) faster single instruc	a) registers b) RAM c)ROM d) ALU e)data bus 1)CPU g)Aduless out in the larger c) b) code segment must be larger e)stack segment must be the largest D) none of all largest D) none of a	c) operation of all					
-6. In segmentation, segments a) should be same size d) data segment mix d) data segment mix -7. Program Counter (PC) rep aphysical Address in d)physical Address in 3-8. the most flexible address a) register -9. The way of how the addres a) data mode 0. In an assembly instruction for d)Segment name 1. Which of the flowing instruction of the following each each of the following each each each each each each each each	a) registers b) RAM c)ROM d) ALU e)data bus TJCPU g)Address dust in the larger c) b) code segment must be larger c) the larger c) stack segment must be the largest D) none of all resemble. ALU b)Effective Address in RAM c) physical Address in DMA (RAM c)Effective Address in ALU D)Effective Address in ALU D)Effective address in stack (RAM c) Effective Address in ALU D)Effective address in stack (RAM c) Effective Address in ALU D)Effective address in stack (RAM c) Effective Address in ALU D)Effective address in Stack (RAM c) Effective Address in ALU D) Effective address in Stack (RAM c) Effective Address in ALU D) Effective address in Stack (RAM c) Effective Address in ALU D) Effective Address in Stack (RAM c) Effective Address in ALU D) Address in A	c)operation of all clades and dressing w					
-6. In segmentation, segments a) should be same size d) data segment must d) data segment must -7. Program Counter (PC) rep a)physical Address in d)physical Address in 3-8. the most flexible address a) register -9. The way of how the address a) data mode 0. In an assembly instruction fi d)Segment name 1. Which of the flowing instru- c) Immediate addressi a) faster single instru- c)faster hardware acc 3-14. In 8086, which of the folle a) CX b) BX -15. In 8086 supports maximu (20bytes -64 bytes - 44 3-16. micro programming a)control unit b) AL 3-17. In assembly language pro a) user what to d) assembler what to di	a) registers b) RAM c)ROM d) ALU e)data bus TJCPO g)Aduress bus in the composition of data bus TJCPO g)Aduress bus in the composition of data b) destination of data b) destination of data b) data address in Stack some of data b) data addressing mode composition of data c	c)operation of all clades and dressing w					
-6. In segmentation, segments a) should be same size d) data segment must d) data segment must -7. Program Counter (PC) rep a)physical Address in d)physical Address in d)physical Address in 3-8. the most flexible address a) register -9. The way of how the address a) data mode 0. In an assembly instruction for d)Segment name c) Immediate addressi -13. Instruction pipelining syst a) faster single instruction for the faster single instruction faster single instruct	a) registers b) RAM c)ROM d) ALU e)data bus T)CPU g)Aduress out in b) code segment must be larger e)stack segment must be the largest D) none of all reserts ALU b)Effective Address in RAM c) physical Address in DMA RAM c)Effective Address in ALU DEffective address in Stack sing mode that can be changed in run time is b)immediate c)indirect register e)indirect memory bimmediate b) addressing mode d) bus mode e)execution mode cormat, the first fields is the e) indirect register e)indirect memory b) addressing mode d) bus mode e)execution mode cormat, the first fields is the e) indirect register e) indirect memory b) addressing mode d) b) add bx, ex c) add ax, bx d) add bx, ax e auses RAM access if it is used a) indirect register addressing mode b) register acceptance of the introduces cition execution tem introduces	c)operation of all clades and dressing w					
-6. In segmentation, segments a) should be same size d) data segment mix d) data segment mix -7. Program Counter (PC) rep a)physical Address in d)physical Address in d)physical Address in 3-8. the most flexible address a) register -9. The way of how the address a) data mode 0. In an assembly instruction for d)Segment name 1. Which of the following ex c) Immediate address a) faster single instru- c)faster hardware acc 1-14. In 8086, which of the follow a) CX b) BX b-15. In 8086 supports maximu (20bytes-64 bytes-44) 3-16. micro programning a)control unit b)AL 3-17. In assembly language pro a) user what to d) assembler what to di 3-18. PPI 8255 is used as inter a) generates peripheral of	a) registers b) RAM c)ROM d) ALU edata bus 1)CPU graduless out in the larger control of all cont	c)operation of all clades and dressing w					
-6. In segmentation, segments a) should be same size d) data segment must d) data segment must -7. Program Counter (PC) rep a)physical Address in d)physical Address in d)physical Address in 3-8. the most flexible address a) register -9. The way of how the address a) data mode 0. In an assembly instruction for d)Segment name c) Immediate addressi -13. Instruction pipelining syst a) faster single instruction for the faster single instruction faster single instruct	a) registers b) RAM c)ROM d) ALU e)data bus 1)CPU g)Address dust in the larger c) stack segment must be larger e)stack segment must be the largest f) none of all largest for e)stack segment must be the largest for e)stack segment must be the largest for e) none of all largest for e)stack segment must be the largest for none of all largest for e)stack segment must be the largest for none of all largest for e)stack segment must be the largest for none of all largest for e)stack segment must be the largest for none of all largest for e)stack segment must be the largest for none of all largest for e)stack segment must be the largest for none of all largest for e)stack segment size of largest for l	c)operation of all clades and dressing w					



Scanned by CamScanner

2018-07-28 تاريخ: السبت 2018-07-28 السبت Question - (Marks) Q1-(4) Q Answer- (Marks) Set is @ Questions in @ Q1-Put (\(\formaller\)) for right answer	(2-(12) Q3-(4)	Q4-(7) Q5-(10)						مادة: أنظم
Answer- (Marks)	1	Q4-(7) Q5-(10)			G.	دومة	مصطفى	ستاذ المادة:
⊠ is @ Questions in ④)		Q6-(7)	Q7-(7)	Q8-(2.5)	Q9-(3.5)	Q10-(3)	Total-(60)
44.00	Lanco .							
	Pages.		G	(@но	URS	-	5	Marks=6
	100000000	vrong answer		10110		(8)	0.5=4ma	
I-1. Buffers are needed if any or I-2. DMA makes the computer I-3. More Data lines in CPU inc I-4. Clock generator 8284 is use I-5. in 8086 Zero Flag ZF is use I-6. Intel 4004 is the 1st CPU in	more efficient for creases the through ed to bring down the ed to detect errors a single chip introd	transferring a huge input of computer s the CPU frequency () duced to the market	of data be vstem () to the desi	tween I/O		()		
1-7. Parallel transmission is ver						1	Аббеза Вих (2	5- bit)
1-8. Parallel transmission is me Q2. a) In the following 2 table	ostly used for long	t answer (5 imple	7	Air	AL AX	B	ddress\	1
21 _ 26				General Di- Registers	CLCX	4	Date	ha.
Item Data bus bits	8085	8086	- 1	riegisters	52 82	F-1	(16 s	
de la composition della compos	8-1620- YES-NO	8-1620- YES-NO	- 1	-	SI	(194) (194)	-53	
ipelining						100	IP IP	
demory Segmentation support	YESNO	YESNO	ALU DI	ta bus (16 pri)	1	Car	internal movember	Bus coss b
dax memory space	1M64k	1M64k	- 1	Turre	orary:	1.	legislers	Logic
Maximum mode	YES-NO	YESNO	- 1	EN .	J	1 **	struction queue	
Property	CISC	RISC		Car	Priemul Control System		2 3 4 5 6	у,
	/ More than 1	1 / More than 1	- 1	Fact Ren	der			
	ES -/ NO	YES / NO		Execution	Unit (EU)	Bus	Interface Ur	it (BIU)
	ligher / Lower	Higher / Lower	_		*			
	fore / Less	More / Less	-					0
	ligher / Lower	Higher / Lower	-			1	M5999	
Partition and the same of the	C CPU / GP CPU	μC CPU / GP CF	61	->	eral purpo		- (95/4N/
μ μ	C CPO/GP CPO	pc crozor cr	04	-> gen	erai purpo	26		المالكان
Q2 b) fill the column 2 of the f	ollowing table as	related to column			marks)	(4)		
Registers category			Register(s) names	1			
General purpose register(s)					1	7		
Computer status register(s)		17 J. C. 18						
Pointers or offsets or index registers						1777		
							100	
Segments registers EU registers BIU registers								